ABSTRACT: This work presents an architecture for CMOS active pixel sensors (APS) based on a novel lossless charge integration method, proposed for X-ray imagers in general but specifically optimized for full-field digital mammography. The objective is to provide all the required functionality inside the pixel, so to use full digital control and read-out signals only, therefore avoiding crosstalk between analog lines over large pixel arrays. It includes a novel lossless A/D conversion scheme besides a self-calibrating dark current cancellation circuit, a self-biasing circuitry, biphasic current sensing for the collection of electrons (e-) or holes (h+) and built-in test. Furthermore, FPN compensation is available by individually addressing the pixel's internal DAC controlling the gain. Implemented in a 0.18  m 1P6M CMOS technology with MiM capacitors, everything fits into a 70  m by 70  m due to the extensive reuse of available blocks and aggressive layout techniques. Also, thanks to the MOSFET subthreshold operation, the average power consumption is as low as 8  W/pixel. KEYWORDS: Front-end electronics for detector readout, Pixelated detectors and associated VLSI electronics, X-ray mammography and scinto-and MRI-mammography, X-ray detectors 1 Corresponding author.
Introduction
It is well acknowledged that screening is likely to reduce breast cancer mortality, which is the second leading cause of death by cancer among women in the United States. Mass screening using mammography can improve early detection by as much as 15-35%. Therefore, it is currently one of the recommended cost-effectiveness screening methods for its early detection, even if its convenience is discussed due to increase on overdiagnosis and overtreatment [1] - [2] . Be that as it may, during last decade, full-field digital mammography is replacing the classic screen-film technology as it has been proved to be more efficient for early detection [3] .
An X-ray sensing array of active pixels has a practical pitch requirement in the range of 50m to 100m. In the case of direct conversion digital mammography, each digital pixel sensor (DPS) is likely built from the hybrid combination of the X-ray detector (materials ranging from low-cost Si to high-efficient CdTe compounds) and the CMOS read-out circuit cell. The former converts each absorbed photon into electric charge and the latter collects it (being it either electrons or holes) and pre-processes the resulting electrical signal. [4] . This paper deals with the CMOS design techniques for a DPS based on the well known charge integration system. The total charge coming from the detector is simply integrated during the time of exposure and the accumulated total charge is measured at its completion [5] .
The specific DPS circuits that may be suitable for X-ray imaging (pulsed currents) are usually based on photon-counting A/D conversion [6] - [9] , so they tend to suffer from signal losses due to pile-up and charge-sharing between neighboring pixels. Besides, it can be discussed if a photon counting system might be the best solution on every given application involving radiation detection, as its inherent advantages wanes when large rates and signal currents or particles are expected [10] - [11] . Truly enough, a charge integrating system meets its match there where photon counting excels, when measuring small signals or when requiring spectral information.
-2 -This paper presents a description and operation of a novel CMOS DPS circuit specifically conceived for digital mammography with self-bias capability, dark current autocalibration, built-in test, selectable e -/h + collection, lossless charge-integration A/D conversion suitable for X-ray current patterns and an individual pixel gain programming mechanism for fixed pattern noise cancellation. The CMOS circuits proposed here exploit subthreshold operation of the MOS transistor together with exhaustive circuit reuse inside the pixel in order to achieve a very low-power and compact DPS cell, respectively. Worth to mention, this work is based on a preliminary proposal from the same authors [12] , but with improved pitch, power consumption and experimental results based on a test chip for electrical characterization. Figure 1 shows the functional description of the proposed DPS. V com and I sens are -respectivelythe common voltage of the semiconductor X-Ray detector and the individual signal coming to a single pixel (a package of charge seen as a current). b in and b out are the digital input and output serial ports of the pixel. The DPS has two main operation modes: signal acquisition and communication/ programming. In the first one, the pixel performs first a calibration of the dark current coming from the not yet irradiated detector (so that afterwards it can be cancelled) followed by the integration of the charge arriving during the acquisition time (T frame ), when it is possible to add a desired test pattern to the input. The total signal is digitally quantified by the charge-integrating A/D converter and stored in a digital register. In the second mode, the digitally stored data (q adc ) is serially read-out through b out . At the same time, a new set of programming data (q dac ) is fed into the register in order to control the gain of each pixel (via V th ) individually, so any present fixed pattern noise of the detector can be compensated.
Principles of operation
Besides, all the required analog references and biasing levels are generated locally within each pixel. Thus, the crosstalk among different pixels coupling through these analog signals is essentially eliminated.
Lossless integrating A/D conversion
Concerning A/D converter (ADC) architectures, we have selected a predictive one. Thanks to the internal feedback of these ADCs, the performance of their analog parts can be strongly relaxed, so area and power savings may be obtained, which are our main concern.
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The preferred architecture is shown in figure 2 , comprising a pulse density modulation (PDM) followed by a digital low-pass filter (implemented by a simple digital counter), which can be seen as an equivalent to an asynchronous continuous-time first-order single-bit sigmadelta converter. The incoming signal I adc is integrated into V int and then quantified at 1 bit by the comparator according with a given threshold and reference voltages (V th and V ref ). The resulting asynchronous pulses (V pulse ) are fed back to perform the integrator's reset, acting as the D/A converter of a sigma-delta loop.
At the end of the acquisition time (T frame ), the counter's digital output is   Thus, the desired linear conversion is accomplished. However, in a real situation, the finite power available gives V pulse a width instead of being a delta-shaped pulse. Therefore, there exists a certain non-zero time (T res ) throughout the integrator is reset, which causes a certain reduction of the PDM frequency according to:
These cases can be compared at figure 3, where a DC I adc is used for illustrative purposes. A non-null T res means that the ADC's actual transfer curve exhibits a strong compression, especially obvious at full scale of I adc where T res is not negligible compared to T frame and where the maximum error will appear. It can be demonstrated that to ensure a peak deviation below half a significant bit, T res should be that . This translates in an unaffordable waste of power in the PDM blocks and statistical noise well below the full scale limit due to the pulsed nature of the current coming from the X-ray detector. In order to overcome these problems a specific PDM solution was proposed [12] , as can be seen at figure 4. The design proposal does not use a hard short circuit but a novel switched-capacitor technique to reset C int . In this case, the principle of operation is as follows: during frame initialization (b init high), the analog integrator is "hard" reset, while C reset/CDS remains connected to V int . Once in acquisition mode (b init low), the sensor quasi-static current I adc is integrated in C int while C reset/CDS is now tracking the offset, the low frequency noise and the output signal itself of the first stage. Finally, when the fixed threshold voltage is reached, the comparator generates a spike (V pulse high), which is sent again to the digital counter/low-pass filter of figure 2 and it also causes C reset/CDS to be connected to the input of the analog integrator.
As a result, the charge stored in C int is compensated by that on the matched C reset/CDS and the reset is so performed. However -and unlike the results for a classical implementation of figure 3(b)-, this novel strategy does not block the integration of I adc in C int during the reset time and the integrator is operating in continuous-time during the whole full frame. Hence, integration of both the charges coming from I adc and from C reset/CDS are linearly combined in C int -4 -during the reset phase. This fact can be easily seen in figure 3(c) , where V int does not return to the reference level V ref after each reset. In consequence, the spike frequency is no longer dependent on the reset time and matches the ideal target of figure 3(a) . In fact, just a minimum reset time is required to ensure complete charge redistribution between C reset/CDS and C int , but its particular value is not relevant. Since C reset/CDS is continuously sampling the offset and the low frequency noise of the analog integrator, it innately implements the CDS function. The above reasoning still holds if a pulsed I adc is used instead of a DC current, as will be shown later.
In practice, technology mismatching between C int and C reset/CDS causes an equivalent small offset in the threshold voltage, but this is negligible compared to the absolute process deviations of C int . Furthermore, it can be fully compensated by the DPS gain programming capabilities explained in Section 2.3.
This operation resembles a modification of that of the charge-balancing integrator [13] . 
Dark current cancellation
As previously discussed, just before an acquisition window is open, a calibration of the dark current of the detector (I dark ) is performed by the cancellation circuit shown in figure 6 . As it can -6 -be inferred from it, the dual dynamic current mirrors M1-M2 (NMOS) and M3-M4 (PMOS) can compensate -following the selection of switches S1 to S4-for positive and negative I dark values respectively. The dark current value is stored by the translated equivalent voltage V dark1,2 at the gates of M1 and M3, using the CTIA of the A/D converter through M5 and M6. Reusing the amplifier, we get a more reduced and power efficient DPS, besides compensating for the input offset voltage during the A/D conversion.
There two main concerns regarding this implementation, pertaining mainly to switches S1 and S2. First, the degradation of the cancellation of the dark current due to the drift in the analog memories V dark1,2 for long acquisition times (e.g. 1 second) as a result of the leaking through them. And, second, the cancellation error due mainly to charge injection of these switches. To deal with these problems, we proposed the solution shown in figure 6(b) .
The first problem is addressed by using the composite switching networks M9-M12 and M13-M16 instead of regular switches. In this way, we obtain dynamic biasing of the bulk of the main switching transistor, so achieving a low leakage current while in the off state and a fast settling time while conducting.
The second issue is dealt with by performing a two step calibration procedure. Its principle of operation can be easily explained following the chronogram of figure 6(c). In the case of holes collection (b h/e high), M1 performs first the coarse estimation of I dark , but the dummy transistor M12 -devoted to cancel charge injection error of M9-, is not activated when holding. In fact, the positive error in M1 current due to the charge injection from M9 is then calibrated in the fine phase by its dual M3. Finally, and unlike for the coarse period, the dummy M16 is activated when holding. For electrons collection (b h/e low), the procedure is completely equivalent but interchanging the coarse and fine roles between M1 and M3, and the corresponding switches. As a result, even if the final charge cancellation is not perfect, the absolute residual is not directly depending on the value of I dark , but on a fraction of the coarse charge injection offset, which is significantly smaller.
Pixel's gain programmability
As mentioned in the Introduction, each DPS has inherently a programming mechanism, shown in figure 7, to compensate for pixel gain FPN. Basically, it comprises a switched-capacitor D/A converter attached to the amplifier in order to set the threshold voltage V th . This is equivalent to select different gain values. At the same time as q adc is read-out through the b out output of figure  1 , the individual threshold code q dac is serially entered through b in using the same daisy chain pixel connectivity. The charge redistribution between C samp and C mem controlled by the chronogram in figure 7 , the threshold voltage is generated according to The re-use of the CTIA allows a fast driving of the large MOS capacitor and avoids charge redistribution errors to the passive DAC.
Built-in test
Obviously, a built-in test feature is mandatory in order to electrically test the pixel performance before and after the flip-chip process. A procedure to do this is to re-use C mem in figure 7 as a charge pump test-capacitor during acquisition. In fact, most of the circuitry used is the same as in the previous section, as programming and injection of the test signal functions do not overlap in time. The injected charge at every test pulse is
Local bias generation
As mentioned in the Introduction, both current biasing I bias and voltage reference V ref are generated locally inside every DPS by the circuit shown in figure 8 . It provides the proportional to absolute temperature (PTAT) voltage V bias =U t ·lnP, where U t is the thermal voltage and P the geometrical aspect ratio of transistors M1 (M3) to M2 (M4). I bias is obtained afterwards from the non-linear load M8-M9. If they work at strong inversion saturation and conduction, respectively, the resulting current is proportional to the specific current I S as , where  and n are the current factor and subthreshold slope, respectively, while Q is a function of the geometrical factors M, N and P [14] .
Driving I bias into the active load M12 the reference voltage is thus obtained, 
CMOS integration
Following the architecture and circuits proposed above, we have implemented a m-pitch DPS CMOS cell for its use as a detection pixel for sensing arrays. The main design parameters are summarized in table I and the resulting layout is shown in figure 9 . The technology used is a 0.18m 1polySi 6-metal triple-well bulk standard CMOS.
A test chip has been integrated in order to verify experimentally the developed CMOS pixel (see figure 10 ). This test IC comprises four DPS replicas and additional circuitry (as current D/A converter, analog and digital buffers and so on) to perform several electrical analog characterization of the inner pixel performance (as all external signals are digital, apart from V test ).
The value of the integrating capacitor C int (80fF) and the typical programmed threshold voltage from equation (5) have been chosen as to produce one event (reset) every 2 to 5 arriving photons of the energy of interest. Each event is then equivalent of a charge counting bin of around 75Ke -, used as a typical value in our application. Obviously, this bin can be enlarged or reduced as needed by programming V TH accordingly, so as to avoid overflow in the counter. 
Experimental results
So far, we have performed extensive electrical characterization to the test IC of figure 10 . The results are shown in 
Conclusions
The new low-power compact CMOS active pixel presented in this work fulfills the objective performances given in the introduction. The 70  m pitch, 8  W DPS cell has been integrated and carefully tested returning very good results on terms of linearity, noise, crosstalk immunity and speed, so being suitable for its use in X-ray imagers for digital mammography. Future work will bring results based on a working pixel matrix bump-bonded to an actual radiation detector.
